수치해석을 이용한 팬 아웃 웨이퍼 레벨 패키지의 휨 경향 및 신뢰성 연구

Translated title of the contribution: Numerical Analysis of Warpage and Reliability of Fan-out Wafer Level Package

Research output: Contribution to journalArticlepeer-review

Abstract

For mobile application, semiconductor packages are increasingly moving toward high density, miniaturization, lighter and multi-functions. Typical wafer level packages (WLP) is fan-in design, it can not meet high I/O requirement. The fan-out wafer level packages (FOWLPs) with reconfiguration technology have recently emerged as a new WLP technology. In FOWLP, warpage is one of the most critical issues since the thickness of FOWLP is thinner than traditional IC package and warpage of WLP is much larger than the die level package. Warpage affects the throughput and yield of the next manufacturing process as well as wafer handling and fabrication processability. In this study, we investigated the characteristics of warpage and main parameters which affect the warpage deformation of FOWLP using the finite element numerical simulation. In order to minimize the warpage, the characteristics of warpage for various epoxy mold compounds (EMCs) and carrier materials are investigated, and DOE optimization is also performed. In particular, warpage after EMC molding and after carrier detachment process were analyzed respectively. The simulation results indicate that the most influential factor on warpage is CTE of EMC after molding process. EMC material of low CTE and high Tg (glass transition temperature) will reduce the warpage. For carrier material, Alloy42 shows the lowest warpage. Therefore, considering the cost, oxidation and thermal conductivity, Alloy42 or SUS304 is recommend for a carrier material.
Translated title of the contributionNumerical Analysis of Warpage and Reliability of Fan-out Wafer Level Package
Original languageKorean
Pages (from-to)31-39
Number of pages9
Journal마이크로전자 및 패키징학회지
Volume21
Issue number1
DOIs
StatePublished - Mar 2014

Fingerprint

Dive into the research topics of 'Numerical Analysis of Warpage and Reliability of Fan-out Wafer Level Package'. Together they form a unique fingerprint.

Cite this