영상 프레임 디코딩 복잡도 예측을 통한 DVFS 전력감소 방식

Translated title of the contribution: Power-Minimizing DVFS Algorithm Using Estimation of Video Frame Decoding Complexity

Research output: Contribution to journalArticlepeer-review

Abstract

Recently, intensive research has been performed for reducing video decoder energy consumption, especially based on DVFS (Dynamic Voltage and Frequency Scaling) technique. Our previous work [1] has proposed the optimal DVFS algorithm for energy reduction in video decoders. In spite of the mathematical optimality of the algorithm, the precondition of known frame decoding cycle/complexity limits its application to some realistic scenarios. This paper overcomes this limitation by frame data size-based estimation of frame decoding complexity. The proposed decoding complexity estimation method shows over 90% accuracy. And with this estimation method and buffer underflow margin of around 20% of frame size, almost same power consumption reduction performance as the optimal algorithm can be achieved.
Translated title of the contributionPower-Minimizing DVFS Algorithm Using Estimation of Video Frame Decoding Complexity
Original languageKorean
Pages (from-to)46-53
Number of pages8
Journal한국통신학회논문지B
Volume38
Issue number1
DOIs
StatePublished - Jan 2013

Fingerprint

Dive into the research topics of 'Power-Minimizing DVFS Algorithm Using Estimation of Video Frame Decoding Complexity'. Together they form a unique fingerprint.

Cite this