Abstract
In this study, the effects of wafer warpage on the misalignment during wafer stacking process were investigated. The wafer with $45{\mu}m$ bow height warpage was purposely fabricated by depositing Cu thin film on a silicon wafer and the bonding misalignment after bonding was observed to range from $6{\mu}m$ to $15{\mu}m$. This misalignment could be explained by a combination of $5{\mu}m$ radial expansion and $10{\mu}m$ linear slip. The wafer warpage seemed to be responsible for the slip-induced misalignment instead of radial expansion misalignment.
| Translated title of the contribution | Effects of Wafer Warpage on the Misalignment in Wafer Level Stacking Process |
|---|---|
| Original language | Korean |
| Pages (from-to) | 71-74 |
| Number of pages | 4 |
| Journal | 마이크로전자 및 패키징학회지 |
| Volume | 20 |
| Issue number | 3 |
| DOIs | |
| State | Published - Sep 2013 |