Abstract
This paper analyzes performances of modules in implementing a programmable multi-format video decoder. The goal of the proposed platform is the high-end Full High Definition (FHD) video decoder. The proposed multi-format video decoder consists of a reconfigurable processor, dedicated bit-stream co-processor, memory controller, cache for motion compensation, and flexible hardware accelerators. The experiments suggest performance baseline of modules for the proposed architecture operating at 300 MHz clock with capability of decoding HEVC bit-streams of FHD 30 frames per second.
| Translated title of the contribution | Analysis of Components Performance for Programmable Video Decoder |
|---|---|
| Original language | English |
| Pages (from-to) | 182-185 |
| Number of pages | 4 |
| Journal | 방송공학회 논문지 |
| Volume | 24 |
| Issue number | 1 |
| DOIs | |
| State | Published - Jan 2019 |