A 293/440 GHz Push-Push Double Feedback Oscillators with 5.0/-3.9 dBm Output Power and 2.9/0.6 % DC-to-RF Efficiency in 65 nm CMOS

Dzuhri Radityo Utomo, Dae Woong Park, Byeonghun Yun, Sang Gug Lee

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

This work proposes a push-push double feedback oscillator (DFBO) topology, which is able to reduce the parasitic capacitance of the transistor, and satisfy the condition for maximum power at fundamental (fo) and 2nd harmonic (2fo) frequencies simultaneously, thus maximizing the oscillator output power. Oscillators adopting the proposed topology are implemented in a 65-nm CMOS, and the measurements show the maximum output powers of 5.0 and -3.9 dBm with maximum DC-to-RF efficiencies of 2.94 and 0.58 % at operating frequencies of 293 and 440 GHz, respectively.

Original languageEnglish
Title of host publication2020 IEEE Symposium on VLSI Circuits, VLSI Circuits 2020 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728199429
DOIs
StatePublished - Jun 2020
Event2020 IEEE Symposium on VLSI Circuits, VLSI Circuits 2020 - Honolulu, United States
Duration: 16 Jun 202019 Jun 2020

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Volume2020-June

Conference

Conference2020 IEEE Symposium on VLSI Circuits, VLSI Circuits 2020
Country/TerritoryUnited States
CityHonolulu
Period16/06/2019/06/20

Keywords

  • CMOS
  • high-power
  • parasitic capacitance reduction
  • push-push oscillator
  • sub-THz source

Fingerprint

Dive into the research topics of 'A 293/440 GHz Push-Push Double Feedback Oscillators with 5.0/-3.9 dBm Output Power and 2.9/0.6 % DC-to-RF Efficiency in 65 nm CMOS'. Together they form a unique fingerprint.

Cite this