An low complexity hardware implementation of MIMO detector with application to WLAN

Chanho Yoon; Eunyoung Choi; Jungbo Son; Sok Kyu Lee; Taehyun Jeon

doi:10.1109/VETECS.2006.1683261

An low complexity hardware implementation of MIMO detector with application to WLAN

Chanho Yoon
, Eunyoung Choi
, Jungbo Son
, Sok Kyu Lee
, Taehyun Jeon

Dept. of Electrical and Information Engineering

Electronics and Telecommunications Research Institute

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

In this paper, we describe a FPGA implementation of MI MO detector for future wireless communication system with application to wireless LAN, targeted for upcoming 802.11n standard. The MIMO detector assumes 2 transmit and 3 receive antennas. In soft-output demapper, we apply channel state information which effectively weights reliability information to soft-decision output bits for enhanced link-level performance. The implementation complexity is significantly reduced by avoiding repeated pseudo-inverse calculation for interference cancellation of every received symbol vector. Furthermore, the overall processing time and fabrication area it takes can be significantly reduced by applying bit reduction technique.

Original language	English
Title of host publication	2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2271-2275
Number of pages	5
ISBN (Print)	0780393929, 9780780393929
DOIs	https://doi.org/10.1109/VETECS.2006.1683261
State	Published - 2006
Event	63rd IEEE Vehicular Technology Conference, VTC 2006-Spring - Melbourne, Australia Duration: 7 May 2006 → 10 Jul 2006

Publication series

Name	IEEE Vehicular Technology Conference
Volume	5
ISSN (Print)	1550-2252

Conference

Conference	63rd IEEE Vehicular Technology Conference, VTC 2006-Spring
Country/Territory	Australia
City	Melbourne
Period	7/05/06 → 10/07/06

Access to Document

10.1109/VETECS.2006.1683261

Cite this

Yoon, C., Choi, E., Son, J., Lee, S. K., & Jeon, T. (2006). An low complexity hardware implementation of MIMO detector with application to WLAN. In 2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings (pp. 2271-2275). Article 1683261 (IEEE Vehicular Technology Conference; Vol. 5). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VETECS.2006.1683261

@inproceedings{366066c5f765425c8d72090a545989a6,

title = "An low complexity hardware implementation of MIMO detector with application to WLAN",

abstract = "In this paper, we describe a FPGA implementation of MI MO detector for future wireless communication system with application to wireless LAN, targeted for upcoming 802.11n standard. The MIMO detector assumes 2 transmit and 3 receive antennas. In soft-output demapper, we apply channel state information which effectively weights reliability information to soft-decision output bits for enhanced link-level performance. The implementation complexity is significantly reduced by avoiding repeated pseudo-inverse calculation for interference cancellation of every received symbol vector. Furthermore, the overall processing time and fabrication area it takes can be significantly reduced by applying bit reduction technique.",

author = "Chanho Yoon and Eunyoung Choi and Jungbo Son and Lee, \{Sok Kyu\} and Taehyun Jeon",

year = "2006",

doi = "10.1109/VETECS.2006.1683261",

language = "English",

isbn = "0780393929",

series = "IEEE Vehicular Technology Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "2271--2275",

booktitle = "2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings",

note = "63rd IEEE Vehicular Technology Conference, VTC 2006-Spring ; Conference date: 07-05-2006 Through 10-07-2006",

}

Yoon, C, Choi, E, Son, J, Lee, SK & Jeon, T 2006, An low complexity hardware implementation of MIMO detector with application to WLAN. in 2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings., 1683261, IEEE Vehicular Technology Conference, vol. 5, Institute of Electrical and Electronics Engineers Inc., pp. 2271-2275, 63rd IEEE Vehicular Technology Conference, VTC 2006-Spring, Melbourne, Australia, 7/05/06. https://doi.org/10.1109/VETECS.2006.1683261

An low complexity hardware implementation of MIMO detector with application to WLAN. / Yoon, Chanho; Choi, Eunyoung; Son, Jungbo et al.
2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2006. p. 2271-2275 1683261 (IEEE Vehicular Technology Conference; Vol. 5).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An low complexity hardware implementation of MIMO detector with application to WLAN

AU - Yoon, Chanho

AU - Choi, Eunyoung

AU - Son, Jungbo

AU - Lee, Sok Kyu

AU - Jeon, Taehyun

PY - 2006

Y1 - 2006

N2 - In this paper, we describe a FPGA implementation of MI MO detector for future wireless communication system with application to wireless LAN, targeted for upcoming 802.11n standard. The MIMO detector assumes 2 transmit and 3 receive antennas. In soft-output demapper, we apply channel state information which effectively weights reliability information to soft-decision output bits for enhanced link-level performance. The implementation complexity is significantly reduced by avoiding repeated pseudo-inverse calculation for interference cancellation of every received symbol vector. Furthermore, the overall processing time and fabrication area it takes can be significantly reduced by applying bit reduction technique.

AB - In this paper, we describe a FPGA implementation of MI MO detector for future wireless communication system with application to wireless LAN, targeted for upcoming 802.11n standard. The MIMO detector assumes 2 transmit and 3 receive antennas. In soft-output demapper, we apply channel state information which effectively weights reliability information to soft-decision output bits for enhanced link-level performance. The implementation complexity is significantly reduced by avoiding repeated pseudo-inverse calculation for interference cancellation of every received symbol vector. Furthermore, the overall processing time and fabrication area it takes can be significantly reduced by applying bit reduction technique.

UR - https://www.scopus.com/pages/publications/34047134460

U2 - 10.1109/VETECS.2006.1683261

DO - 10.1109/VETECS.2006.1683261

M3 - Conference contribution

AN - SCOPUS:34047134460

SN - 0780393929

SN - 9780780393929

T3 - IEEE Vehicular Technology Conference

SP - 2271

EP - 2275

BT - 2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 63rd IEEE Vehicular Technology Conference, VTC 2006-Spring

Y2 - 7 May 2006 through 10 July 2006

ER -

An low complexity hardware implementation of MIMO detector with application to WLAN

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this