Delta readout scheme for image-dependent power savings in a CMOS image sensor with multi-column-parallel SAR ADCs

Hyeon June Kim, Sun Il Hwang, Ji Wook Kwon, Dong Hwan Jin, Byoung Soo Choi, Sang Gwon Lee, Jong Ho Park, Jang Kyoo Shin, Seung Tak Ryu

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

A power-saving readout scheme for CMOS image sensors (CIS) that utilizes the image properties is presented. The proposed delta-readout (Δ-readout) scheme reads the signal difference between two pixels located next to each other. By effectively reducing the dynamic range of the signal, the readout ADC can reduce the number of decision cycles and save power consumption while maintaining the ADC performance at the level of a conventional ADC. The prototype QQVGA CIS with ten 10-bit SAR ADCs in a multi-column-parallel (MCP) configuration was fabricated in a 1P4M 0.18 μm CIS process with metal-insulator-metal (MIM) capacitors. The measurement results show the power-saving effect of 26 % depending on the image patterns.

Original languageEnglish
Title of host publication2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467371919
DOIs
StatePublished - 19 Jan 2016
Event11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Xiamen, Fujian, China
Duration: 9 Nov 201511 Nov 2015

Publication series

Name2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings

Conference

Conference11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015
Country/TerritoryChina
CityXiamen, Fujian
Period9/11/1511/11/15

Fingerprint

Dive into the research topics of 'Delta readout scheme for image-dependent power savings in a CMOS image sensor with multi-column-parallel SAR ADCs'. Together they form a unique fingerprint.

Cite this