Design of a 128-bit AES Block Cipher Processor on FPGA

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
JournalInternational Journal of Computer Systems
Volume04
Issue number12
StatePublished - Dec 2017

Cite this