@inproceedings{732011797afd4c55be65f9a675007a64,
title = "Hardware overhead vs. performance of matrix multiplication on FPGA",
abstract = "Matrix multiplication requires a large number of operations, demanding for high performance computing. In order to complete the matrix multiplication in one clock cycle, a designer can utilize multiple multipliers. However, this approach is inefficient in terms of hardware area and power consumption. Therefore, it is important to find out the way to complete the multiplication that is fast and uses hardware resources properly. In this paper, we introduce the way to reduce the number of multipliers and provide the hardware overhead and performance of matrix multiplication on FPGA.",
keywords = "Digital signal processing, FPGA, Low-power design, Matrix multiplication",
author = "Lee, \{Ju Seong\} and Kim, \{Sang Don\} and Jeong, \{Yeong Seob\} and Lee, \{Seung Eun\}",
year = "2013",
doi = "10.1007/978-81-322-1000-9\_28",
language = "English",
isbn = "9788132209997",
series = "Lecture Notes in Electrical Engineering",
number = "VOL. 2",
pages = "295--302",
booktitle = "Proceedings of the Fourth International Conference on Signal and Image Processing 2012, ICSIP 2012",
edition = "VOL. 2",
note = "4th International Conference on Signal and Image Processing 2012, ICSIP 2012 ; Conference date: 13-12-2012 Through 15-12-2012",
}