Hybrid Integration of Graphene Analog and Silicon Complementary Metal-Oxide-Semiconductor Digital Circuits

Seul Ki Hong, Choong Sun Kim, Wan Sik Hwang, Byung Jin Cho

Research output: Contribution to journalArticlepeer-review

21 Scopus citations

Abstract

We demonstrate a hybrid integration of a graphene-based analog circuit and a silicon-based digital circuit in order to exploit the strengths of both graphene and silicon devices. This mixed signal circuit integration was achieved using a three-dimensional (3-D) integration technique where a graphene FET multimode phase shifter is fabricated on top of a silicon complementary metal-oxide-semiconductor field-effect transistor (CMOS FET) ring oscillator. The process integration scheme presented here is compatible with the conventional silicon CMOS process, and thus the graphene circuit can successfully be integrated on current semiconductor technology platforms for various applications. This 3-D integration technique allows us to take advantage of graphene's excellent inherent properties and the maturity of current silicon CMOS technology for future electronics.

Original languageEnglish
Pages (from-to)7142-7146
Number of pages5
JournalACS Nano
Volume10
Issue number7
DOIs
StatePublished - 26 Jul 2016

Keywords

  • circuit
  • CMOS
  • graphene
  • hybrid
  • integrated
  • transistor

Fingerprint

Dive into the research topics of 'Hybrid Integration of Graphene Analog and Silicon Complementary Metal-Oxide-Semiconductor Digital Circuits'. Together they form a unique fingerprint.

Cite this