Implementation of orthogonal frequency division multiplexing modem using radix-N pipeline fast fourier transform (FFT) processor

Jung Yeol Oh; Jae Sang Cha; Seong Kweon Kim; Myoung Seob Lim

doi:10.1143/jjap.42.2176

Implementation of orthogonal frequency division multiplexing modem using radix-N pipeline fast fourier transform (FFT) processor

Jung Yeol Oh, Jae Sang Cha, Seong Kweon Kim, Myoung Seob Lim

Dept. of Information Technology and Media Engineering

Research output: Contribution to journal › Article › peer-review

5 Scopus citations

Abstract

In this paper, a new Radix-N pipeline fast Fourier transform (FFT) processor for the implementation of IEEE 802.11a baseband orthogonal frequency division multiplexing (OFDM) modem for wireless local area network (WLAN) is proposed. The newly proposed scheme has a simple control structure and multiplication block is designed based on canonic signed digit (CSD) with N/4 twiddle factors, which enables both hardware complexity and power consumption to be reduced as about less 33% and 66% respectively than the conventional Radix-4 pipeline and Radix-2 pipeline structures. In order to verify the real time operation, the IEEE802.11a baseband OFDM test-bed with the newly proposed Radix-N pipeline FFT processor is implemented using field programmable gate array (FPGA) devices.

Original language	English
Pages (from-to)	2176-2181
Number of pages	6
Journal	Japanese Journal of Applied Physics
Volume	42
Issue number	4 B
DOIs	https://doi.org/10.1143/jjap.42.2176
State	Published - Apr 2003

Keywords

Complex multiplier
CSD
FFT
OFDM
Pipeline
Radix
Radix-N
WLAN

Access to Document

10.1143/jjap.42.2176

Cite this

@article{705b9376c8574e5a8e3c598d69a655fa,

title = "Implementation of orthogonal frequency division multiplexing modem using radix-N pipeline fast fourier transform (FFT) processor",

abstract = "In this paper, a new Radix-N pipeline fast Fourier transform (FFT) processor for the implementation of IEEE 802.11a baseband orthogonal frequency division multiplexing (OFDM) modem for wireless local area network (WLAN) is proposed. The newly proposed scheme has a simple control structure and multiplication block is designed based on canonic signed digit (CSD) with N/4 twiddle factors, which enables both hardware complexity and power consumption to be reduced as about less 33\% and 66\% respectively than the conventional Radix-4 pipeline and Radix-2 pipeline structures. In order to verify the real time operation, the IEEE802.11a baseband OFDM test-bed with the newly proposed Radix-N pipeline FFT processor is implemented using field programmable gate array (FPGA) devices.",

keywords = "Complex multiplier, CSD, FFT, OFDM, Pipeline, Radix, Radix-N, WLAN",

author = "Oh, \{Jung Yeol\} and Cha, \{Jae Sang\} and Kim, \{Seong Kweon\} and Lim, \{Myoung Seob\}",

year = "2003",

month = apr,

doi = "10.1143/jjap.42.2176",

language = "English",

volume = "42",

pages = "2176--2181",

journal = "Japanese Journal of Applied Physics",

issn = "0021-4922",

number = "4 B",

}

TY - JOUR

T1 - Implementation of orthogonal frequency division multiplexing modem using radix-N pipeline fast fourier transform (FFT) processor

AU - Oh, Jung Yeol

AU - Cha, Jae Sang

AU - Kim, Seong Kweon

AU - Lim, Myoung Seob

PY - 2003/4

Y1 - 2003/4

N2 - In this paper, a new Radix-N pipeline fast Fourier transform (FFT) processor for the implementation of IEEE 802.11a baseband orthogonal frequency division multiplexing (OFDM) modem for wireless local area network (WLAN) is proposed. The newly proposed scheme has a simple control structure and multiplication block is designed based on canonic signed digit (CSD) with N/4 twiddle factors, which enables both hardware complexity and power consumption to be reduced as about less 33% and 66% respectively than the conventional Radix-4 pipeline and Radix-2 pipeline structures. In order to verify the real time operation, the IEEE802.11a baseband OFDM test-bed with the newly proposed Radix-N pipeline FFT processor is implemented using field programmable gate array (FPGA) devices.

AB - In this paper, a new Radix-N pipeline fast Fourier transform (FFT) processor for the implementation of IEEE 802.11a baseband orthogonal frequency division multiplexing (OFDM) modem for wireless local area network (WLAN) is proposed. The newly proposed scheme has a simple control structure and multiplication block is designed based on canonic signed digit (CSD) with N/4 twiddle factors, which enables both hardware complexity and power consumption to be reduced as about less 33% and 66% respectively than the conventional Radix-4 pipeline and Radix-2 pipeline structures. In order to verify the real time operation, the IEEE802.11a baseband OFDM test-bed with the newly proposed Radix-N pipeline FFT processor is implemented using field programmable gate array (FPGA) devices.

KW - Complex multiplier

KW - CSD

KW - FFT

KW - OFDM

KW - Pipeline

KW - Radix

KW - Radix-N

KW - WLAN

UR - http://www.scopus.com/inward/record.url?scp=0038686434&partnerID=8YFLogxK

U2 - 10.1143/jjap.42.2176

DO - 10.1143/jjap.42.2176

M3 - Article

AN - SCOPUS:0038686434

SN - 0021-4922

VL - 42

SP - 2176

EP - 2181

JO - Japanese Journal of Applied Physics

JF - Japanese Journal of Applied Physics

IS - 4 B

ER -

Implementation of orthogonal frequency division multiplexing modem using radix-N pipeline fast fourier transform (FFT) processor

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this