Low-power, resilient interconnection with orthogonal latin squares

Seung Eun Lee, Wei Wu, Ravi Iyer, Yoon Seok Yang, Gwan S. Choi

Research output: Contribution to journalArticlepeer-review

17 Scopus citations

Abstract

A reliable, energy-efficient on-chip interconnection network employing low-swing signaling can be designed by incorporating error-correcting code. Orthogonal Latin Square Code (OLSC) can protect the interconnection against transient errors, while also lowering energy consumption. When applied to a 64-bit link using a 45-nm CMOS technology with low-swing signaling, OLSC provided up to 55 energy reduction, with only a small area overhead and no loss in reliability.

Original languageEnglish
Article number5739839
Pages (from-to)30-38
Number of pages9
JournalIEEE Design and Test of Computers
Volume28
Issue number2
DOIs
StatePublished - Mar 2011

Keywords

  • design and test
  • ECC
  • error-correcting code
  • OLSC
  • on-chip interconnection
  • orthogonal Latin square
  • resilience and low power design

Fingerprint

Dive into the research topics of 'Low-power, resilient interconnection with orthogonal latin squares'. Together they form a unique fingerprint.

Cite this