Abstract
A reliable, energy-efficient on-chip interconnection network employing low-swing signaling can be designed by incorporating error-correcting code. Orthogonal Latin Square Code (OLSC) can protect the interconnection against transient errors, while also lowering energy consumption. When applied to a 64-bit link using a 45-nm CMOS technology with low-swing signaling, OLSC provided up to 55 energy reduction, with only a small area overhead and no loss in reliability.
Original language | English |
---|---|
Article number | 5739839 |
Pages (from-to) | 30-38 |
Number of pages | 9 |
Journal | IEEE Design and Test of Computers |
Volume | 28 |
Issue number | 2 |
DOIs | |
State | Published - Mar 2011 |
Keywords
- design and test
- ECC
- error-correcting code
- OLSC
- on-chip interconnection
- orthogonal Latin square
- resilience and low power design