Performance evaluation of the sector mapping schemes considering mapping table size

Ilhoon Shin

doi:10.1007/978-3-642-35600-1_12

Performance evaluation of the sector mapping schemes considering mapping table size

Ilhoon Shin

Electronic Engineering Program

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.

Original language	English
Title of host publication	Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.
Pages	81-87
Number of pages	7
DOIs	https://doi.org/10.1007/978-3-642-35600-1_12
State	Published - 2012
Event	2012 Conference on Grid and Distributed Computing, GDC 2012, the 2012 International Conference on IESH 2012, and the 2012 International Conference on CGAG 2012, Held as Part of the Future Generation Information Technology Conference, FGIT 2012 - Gangneug, Korea, Republic of Duration: 16 Dec 2012 → 19 Dec 2012

Publication series

Name	Communications in Computer and Information Science
Volume	351 CCIS
ISSN (Print)	1865-0929

Conference

Conference	2012 Conference on Grid and Distributed Computing, GDC 2012, the 2012 International Conference on IESH 2012, and the 2012 International Conference on CGAG 2012, Held as Part of the Future Generation Information Technology Conference, FGIT 2012
Country/Territory	Korea, Republic of
City	Gangneug
Period	16/12/12 → 19/12/12

Keywords

buffer
flash translation layer
memory requirement
NAND flash memory

Access to Document

10.1007/978-3-642-35600-1_12

Cite this

Shin, I. (2012). Performance evaluation of the sector mapping schemes considering mapping table size. In Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc. (pp. 81-87). (Communications in Computer and Information Science; Vol. 351 CCIS). https://doi.org/10.1007/978-3-642-35600-1_12

Shin, Ilhoon. / Performance evaluation of the sector mapping schemes considering mapping table size. Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.. 2012. pp. 81-87 (Communications in Computer and Information Science).

@inproceedings{fcd42ac49ca4495183c42f123e6ee9dd,

title = "Performance evaluation of the sector mapping schemes considering mapping table size",

abstract = "The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.",

keywords = "buffer, flash translation layer, memory requirement, NAND flash memory",

author = "Ilhoon Shin",

year = "2012",

doi = "10.1007/978-3-642-35600-1\_12",

language = "English",

isbn = "9783642355998",

series = "Communications in Computer and Information Science",

pages = "81--87",

booktitle = "Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.",

note = "2012 Conference on Grid and Distributed Computing, GDC 2012, the 2012 International Conference on IESH 2012, and the 2012 International Conference on CGAG 2012, Held as Part of the Future Generation Information Technology Conference, FGIT 2012 ; Conference date: 16-12-2012 Through 19-12-2012",

}

Shin, I 2012, Performance evaluation of the sector mapping schemes considering mapping table size. in Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.. Communications in Computer and Information Science, vol. 351 CCIS, pp. 81-87, 2012 Conference on Grid and Distributed Computing, GDC 2012, the 2012 International Conference on IESH 2012, and the 2012 International Conference on CGAG 2012, Held as Part of the Future Generation Information Technology Conference, FGIT 2012, Gangneug, Korea, Republic of, 16/12/12. https://doi.org/10.1007/978-3-642-35600-1_12

Performance evaluation of the sector mapping schemes considering mapping table size. / Shin, Ilhoon.
Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.. 2012. p. 81-87 (Communications in Computer and Information Science; Vol. 351 CCIS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Performance evaluation of the sector mapping schemes considering mapping table size

AU - Shin, Ilhoon

PY - 2012

Y1 - 2012

N2 - The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.

AB - The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.

KW - buffer

KW - flash translation layer

KW - memory requirement

KW - NAND flash memory

UR - https://www.scopus.com/pages/publications/84870831180

U2 - 10.1007/978-3-642-35600-1_12

DO - 10.1007/978-3-642-35600-1_12

M3 - Conference contribution

AN - SCOPUS:84870831180

SN - 9783642355998

T3 - Communications in Computer and Information Science

SP - 81

EP - 87

BT - Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.

T2 - 2012 Conference on Grid and Distributed Computing, GDC 2012, the 2012 International Conference on IESH 2012, and the 2012 International Conference on CGAG 2012, Held as Part of the Future Generation Information Technology Conference, FGIT 2012

Y2 - 16 December 2012 through 19 December 2012

ER -

Shin I. Performance evaluation of the sector mapping schemes considering mapping table size. In Computer Applications for Graphics, Grid Computing, and Industrial Environment - Int. Conf., GDC, IESH and CGAG 2012, Held as Part of the Future Generation Information Technol. Conf., FGIT 2012, Proc.. 2012. p. 81-87. (Communications in Computer and Information Science). doi: 10.1007/978-3-642-35600-1_12

Performance evaluation of the sector mapping schemes considering mapping table size

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this