Survey of fault-injection techniques for resilient systems-on-chip design

Yeong Seob Jeong, Seong Mo Lee, Seung Eun Lee

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

The development of process technology has increased system performance, but the system failure probability has also significantly increased. It is important to consider the system reliability in addition to the cost, performance, and power consumption. In this paper, we describe the types of faults that occur in a system and where these faults originate. Then, fault-injection techniques, which are used to characterize the fault rate of a system-on-chip (SoC), are investigated to provide a guideline to SoC designers for the realization of resilient SoCs.

Original languageEnglish
Pages (from-to)38377-38383
Number of pages7
JournalInternational Journal of Applied Engineering Research
Volume10
Issue number17
StatePublished - 2015

Keywords

  • Fault analysis
  • Fault injection
  • Resilient design
  • Soft error
  • System-on-chips

Fingerprint

Dive into the research topics of 'Survey of fault-injection techniques for resilient systems-on-chip design'. Together they form a unique fingerprint.

Cite this